Abstract
Introduction and motivation
Although many analog functions can currently be built with the use of digital processors, there are some functions that must be developed in the analog domain. For example, amplifiers, a low pass anti-alias filter and an AD converter can only be developed in the analog domain, for there is no equivalent in the digital domain. This way although a large part of a mixed system might be digital, analog functions would still be needed.
If one wants to have linear behavior, in principle one should use linear components. However, linear capacitors or resistors in MOS technology take to much area. Moreover, programmability generally comes in the form of MOS switches. These introduce some extra pole-zero pairs, and worse, they have non-linear VxI characteristics. This paper will show that, even when using analog technologies that allow components like linear capacitors or resistors, the resulting circuit, thanks to the programmability requirement, will show a non-linear behavior. Moreover, the area taken by this approach will consume a large part of the circuit.
This way, a new paradigm to design analog circuits is needed. In this paper we propose the use of non-linear analog components, digitally compensated, that can be area effective, allowing the building of important circuits in an easy way. Also, an important characteristic is that this class of circuits can be directly developed in a digital technology. Moreover, the proposed circuit technique can be easily programmed using switches, with small performance degradation. Some results show the small amount of used area, and a perfect balance between the possibility of programming an analog or a digital device in the same chip. The methodology allows linear or sampled circuits like switched capacitors to be developed. This paper is organized as follows: chapter 2 presents the mathematical background explaining the sources of non-linearity in programmable devices, even when developed with linear devices. Section 3 shows the proposed FPGA high level architecture exploring nonlinear devices, followed in chapter 4 by some results of area occupation in the analog and digital domain, as well as some examples of analog behavior. Finally, section 5 presents our conclusions and future work.
Sources of non-linearity
The concept of programmability in the analog domain introduces meaningful problems. Let us take as an example a simple programmable integrator, as the one shown in figure 1 . As a first approximation, one can imagine that both R and C are linear. However, in a programmable device, one would expect the value of C and R to be programmable, at least. This means that a set of switches must be placed, so that capacitors and resistors can be connected in series-parallel arrays. The important point is that a switch will always introduce charge sharing and some extra resistivity in the signal path. Please notice that there is a second level of programming related to the connection of different analog blocks (filters, AD converters, amplifiers, etc) that could make things even worse.
One could implement an integrator connecting two capacitors C and a single resistor R. If one considers an ideal operational amplifier, but includes the resistance Rd of the switch, as well as the drain and source Cd capacitance, the frequency response of the model proposed in figure 1 is given by
shows a clear frequency response modification, by the introduction of extra poles and zeros. One should also take into account that the above deduction has been done supposing linear devices. Actually, the switch, implemented with MOS devices, has a non-linear resistance (dependent on the voltage across it), as well as the parasitic capacitors, that are junction capacitors, and hence also voltage dependent. A plot of the frequency response of equation (1) when linear devices are considered is shown in figure 2 . The vertical axis is shown in db, while the horizontal scale is presented in powers of 10 (log). As it can be seen, the frequency response of the integrator is completely changed. This simple mathematical study shows that any programmable analog connection, developed with MOS devices, would require a dedicated and complex compensation circuit, in order to restore the desired analog behavior. Moreover, simple operations like providing gain would be severely compromised, for any switch would introduce a frequency dependent behavior, requiring further compensation for stability or a much limited bandpass.
Since any approach of using MOS devices as switches will introduce non-linearities in the signal path, a correction circuit will always be needed. This introduces an area overhead, which would be added to the large area taken by the linear array of capacitors. Moreover, as it has been shown, programmability means a certain non-linearity, which must be compensated in a way or another, even when using linear components. For example, in [1] the area of the compensation circuit for a linear MOSFET-C filter is roughly 23% of the analog part, and the linear capacitor area adds another 23% of the total circuit area. Hence, huge area gains can be expected by the use of non-linear circuits in the analog part of mixed-signal systems.
In order to cope with these problems of area and parasitic non-linearity, a new class of circuits should be used, with externally linear, internally non-linear behavior. There are available different examples of the use of externally linear, internally non-linear systems, like the Mosfet-C filter, using the MOS transistor as a linear resistor ( [1] [2] [3] ). With the same non-linear VxI characteristic of the MOS transistor a linear current division technique can be obtained [4] . Biasing of nonlinear MOS gate capacitors can result on a linear capacitor, as shown in [5] . A revision of non-linear techniques applied to linear circuit design is presented in [6] . Every non-linear behavior compensation scheme is based on a certain cost. This can come in the form of area, speed or design time, since a complex circuit requires more design time. Externally linear, internally non-linear analog circuits, although still not as characterized as linear ones, do have some advantages, like using less area, and allowing the development of switched circuits as well.
Mixed signal FPGA architecture
Let us take as an example the simple integrator of figure 1, implemented using non-linear devices. One can imagine a non-linear capacitor, with its resistivity depending on the voltage across it in a linear manner, obeying the law C=f(v C )=Co+K1* v C . In this case, assuming that the operational amplifier (opamp) gain is large enough to put the negative input in virtual ground or near that, the capacitance C is a function of the output signal. If one considers a linear resistor, by solving the differential equation one obtains equation (2) , showing that the output has a cross product between the input and the output.
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In case both components are non-linear, the output R C Vin Vout will have a large harmonic distortion, even for such simple circuit. Although real MOS transistors have more complexes RxV and CxV curves, the overall effect of a non-linearity is to generate harmonics at the output. To these harmonics problem one can also add the effect of limited opamp gain and passband, as well as static characteristics like offset. The goal of the digital compensation is to restore the frequency behavior of the output signal without harmonic distortions. In order to cope with the requirement of a programmable mixed circuit, a possible approach would be the use of non-linear devices, which could be compensated afterwards in the digital domain. This idea is very similar to the one present in sigma-delta converters, where a digital processing allows the use of simple and less sensitive analog processing.
In this work, digital compensation is made by the use of a non-linear adaptive filter, presented in figure 3 . The technique is very simple and easy to implement, either as a digital circuit or as some software code in a microprocessor [7] [8] [9] . Adaptive filters are generally designed to work with linear systems. In most practical applications, however, some non-linear behavior is quite common to be found. Some designers choose not to consider the non-linearity, or limit the dynamic range of the signal so that they are not meaningful. There are, however, some works on the design of adaptive nonlinear filters, like [10] [11] [12] . Although mathematically complex and harder to design, there are available interesting results of their use in control and communication systems.
In this work one has used a non-linear adaptive LMS filter, modified from [12] . The main modification concerns the filter topology, where the non-linear behavior comes from the powers of the input signal in each filter tap. The presence of the third and fourth harmonics in the filter itself eases the compensation task. An important point regarding adaptive filters is the need for training before its operation in regime. During training, all plant characteristics have been acquired, and the filter compensates for the non-linear behavior of the plant.
One must have a Digital to Analog (DA) converter to excite the filter and the analog circuit. This converter must also have enough passband to guarantee that the set filter-circuit is excited with all frequencies of interest. However, in a mixed signal FPGA, the possibility of including a DA converter would be large. The training signal must be rich in frequencies to excite all poles and zeros of the plant, and this is achieved with white noise.
The proposed FPGA can be seen in figure 4 . A region of MOS gates connected as capacitors or as resistors must be available, as well as an array of operational amplifiers and switches. Together with an Analog to Digital (AD) converter, a digital adaptive filter coprocessor, able to work at the proposed frequency, should be assembled. Since the frequency response of the filter is directly dependent on the number of taps, possibly a programmable filter structure is favored, so that area not used in the filter could be used in the digital programmable part as well. Finally, a digital to analog converter is required, since it must excite the designed analog circuit and the filter with white noise. 
Practical results
This section presents some prototype results. A strongly non-linear circuit was assembled and compensated using discrete components. The circuit is presented in figure 5 , and thanks to the diode, a strong non-linearity is present, ranging from the second to higher harmonics ( figure 6(a) ). Training and operation are performed to a single sinus, like in a strain gauge operation, for example. The Fast Fourier Transform of the output signal is presented in figure 6 , together with the signal after linearization. As it can be seen in the frequency domain, the non-linear filter cancels out all harmonics inserted by the non-linear amplifier. Figure 7 presents the same filter response in the time domain. Notice the correct compensation of module and phase of the signal. One can notice the high nonlinearity of the output, as well as the perfect match between the filter output and the desired signal.
The adaptive filter has been implemented in 75% of a 10k10 FPGA from Altera [13] , and can be used in telephony applications (8 equivalent bits, 8KHz) [14] . The components have been chosen because of the available memories to store filter data and coefficients. In order to evaluate the area taken by non-linear devices, some analog components were developed in a Mask Programmable Gate Array (MPGA), using 0.8 CMOS technology. Area results can be found in table 1. As one can see, the area taken by the non-linear devices is very small, more than an order of magnitude smaller than the area taken by linear devices. An analog amplifier took only 4% of 3k equivalent gates Mask Programmable Gate Array. In an GA the trade-off between digital and analog parts could be developed at routing time, and analog libraries built as needed.
Conclusions and future work
Although in its initial phase, this work has shown some promising results. The compensated test cases can configure the set amplifier and filter, and be included in a mixed signal application like data acquisition from a sensor system. The filter can be easily developed as a specific macroblock inside the FPGA, or as an array of cells from the digital part of the FPGA itself, as it was shown in the paper. Our future work involves a concrete evaluation of the area-performance trade off of a mixed signal FPGA as proposed in this paper, as well as the definition of the field programmable analog part layout. 
